usrp-users@lists.ettus.com

Discussion and technical support related to USRP, UHD, RFNoC

View all threads

How can I define a global reg variable in Verilog between RFNOC blocks?