usrp-users@lists.ettus.com

Discussion and technical support related to USRP, UHD, RFNoC

View all threads

Re: [USRP-users] sudo make GUI=1 error

JP
Jonathon Pendlum
Wed, Feb 15, 2017 9:37 AM

Hi,

Until you save the project file to disk, Vivado is running with the project
file "in memory". This mode prevents you from doing a lot of normal tasks
you would normally expect to be able to do in the GUI. You need to save the
project file via File->Save Project As.

Jonathon

On Wed, Feb 15, 2017 at 1:53 AM, DEBADRITA DAS debadritadas0@gmail.com
wrote:

Hi,
After the installation and build using make GUI=1 all, the vivado 2015.4
opens but i can't find any vivado project there.  i can see the files but
when i try to close it asks me to save it as a project..isn't it a project?

Please help me with this.

BR
Debadrita.

On Mon, Feb 13, 2017 at 9:00 PM, Jonathon Pendlum <
jonathon.pendlum@ettus.com> wrote:

Hello,

Try running "make cleanall" then try again.

On Mon, Feb 13, 2017 at 3:38 AM, DEBADRITA DAS via USRP-users <
usrp-users@lists.ettus.com> wrote:

HI,
I've installed Vivado Design Suite-HLX Editions 2015.4 on Ubuntu 14.04
and succesfully setup the Ettus Xilinx build environment using
source setupenv.sh
But when i try to build binary bitstream using
make GUI=1 all
it ended up with the following errors

INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for
IP 'ddr3_32bit'...
ERROR: [xilinx.com:ip:mig_7series:2.4-0] ddr3_32bit: Code generation
aborted: Can not read PRJ file: /home/debadrita/uhd/fpga-src/u
srp3/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit/mig_a.prj
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file
'/opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4/x
it/instantiation_template.xit':
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP
'ddr3_32bit'. Failed to generate 'Verilog Instantiation Template' outputs:
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'ddr3_32bit'. Failed to generate 'Verilog
Instantiation Template' outputs:
INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 14:41:40 2017...
BUILDER: Releasing IP location: /home/debadrita/uhd/fpga-src/u
srp3/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit
make[1]: *** [/home/debadrita/uhd/fpga-src/
usrp3/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit/ddr3_32bit.xci]
Error 1
make[1]: Leaving directory `/home/debadrita/uhd/fpga-src/usrp3/top/x300'
make: *** [X300_HG] Error 2
root@debadrita:/home/debadrita/uhd/fpga-src/usrp3/top/x300#
root@debadrita:/home/debadrita/uhd/fpga-src/usrp3/top/x300# "make GUI=1
X310_RFNOC_HLS_HGS

please help me with this.

BR
Debadrita.

On Wed, Feb 8, 2017 at 11:48 AM, DEBADRITA DAS debadritadas0@gmail.com
wrote:

Hi,

I am not able to find any Vivado HLS Project under the path
ettus_uhd/uhd/fpga-src/usrp3/top/x300/  and sending you the screenshot
of the same

Please help me with this.

BR
Debadrita.

On Wed, Feb 8, 2017 at 1:34 AM, Nate Temple nate.temple@ettus.com
wrote:

Hi Debadrita,

You have Vivado Lab and Vivado HLS ( High Level Synthesis ) installed.
You need to have either Vivado Design Edition or System Edition in order to
build the FPGA images for the X300.

Regards,
Nate Temple

On Feb 6, 2017, at 11:03 PM, DEBADRITA DAS debadritadas0@gmail.com

wrote:

Hi,

I have tried that but it didn't help.

debadrita@vipl:~$ cd ettus_uhd/uhd/fpga-src/usrp3/top/x300
debadrita@vipl:~/ettus_uhd/uhd/fpga-src/usrp3/top/x300$ source

setupenv.sh

Setting up a 64-bit FPGA build environment for the USRP-X3x0...

  • Vivado: Found (/opt/Xilinx/Vivado_Lab/2015.4/bin)
  • Vivado HLS: Found (/opt/Xilinx/Vivado_HLS/2015.4/bin)

Environment successfully initialized.
debadrita@vipl:~/ettus_uhd/uhd/fpga-src/usrp3/top/x300$ make GUI=1
make -f Makefile.x300.inc bin NAME=X300_HG ARCH=kintex7

PART_ID=xc7k325t/ffg900/-2 BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1
X300=1 EXTRA_DEFS="BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1  X300=1"

make[1]: Entering directory `/home/debadrita/ettus_uhd/uhd

/fpga-src/usrp3/top/x300'

BUILDER: Checking tools...

  • GNU bash, version 4.3.11(1)-release (x86_64-pc-linux-gnu)
  • Python 2.7.6
  • ERROR: Vivado not found in environment. Please run setupenv.sh
    make[1]: *** [.check_tool] Error 1
    make[1]: Leaving directory `/home/debadrita/ettus_uhd/uhd

/fpga-src/usrp3/top/x300'

make: *** [X300_HG] Error 2

BR
Debadrita

On Tue, Feb 7, 2017 at 12:14 PM, Nate Temple nate.temple@ettus.com

wrote:

Hi Debadrita,

Note the error towards the end of the output: "* ERROR: Vivado not

found in environment. Please run setupenv.sh"

You need to source the setupenv.sh script which is located in the

fpga-src/usrp3/top/x300 directory before running the make command.

Additional details are at this page: http://files.ettus.com/manual/

md_usrp3_build_instructions.html

Under the section: Build Instructions (Xilinx Vivado only) ->

Makefile based Builder

Regards,
Nate Temple

On Feb 6, 2017, at 10:26 PM, DEBADRITA DAS via USRP-users <

Hi,

i'm using ettus USRP X300 in UBUNTU 14.04 64 bit and while

building Xilinx Vivado Design Suite HLX Editions 15.4, i am facing the
following error

debadrita@vipl:~/ettus_uhd/uhd/fpga-src/usrp3/top/x300$ make GUI=1
make -f Makefile.x300.inc bin NAME=X300_HG ARCH=kintex7

PART_ID=xc7k325t/ffg900/-2 BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1
X300=1 EXTRA_DEFS="BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1  X300=1"

make[1]: Entering directory `/home/debadrita/ettus_uhd/uhd

/fpga-src/usrp3/top/x300'

BUILDER: Checking tools...

  • GNU bash, version 4.3.11(1)-release (x86_64-pc-linux-gnu)
  • Python 2.7.6
  • ERROR: Vivado not found in environment. Please run setupenv.sh
    make[1]: *** [.check_tool] Error 1
    make[1]: Leaving directory `/home/debadrita/ettus_uhd/uhd

/fpga-src/usrp3/top/x300'

make: *** [X300_HG] Error 2
debadrita@vipl:~/ettus_uhd/uhd/fpga-src/usrp3/top/x300$ sudo make

GUI=1

make -f Makefile.x300.inc bin NAME=X300_HG ARCH= PART_ID=

BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1  X300=1
EXTRA_DEFS="BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1  X300=1"

make[1]: Entering directory `/home/debadrita/ettus_uhd/uhd

/fpga-src/usrp3/top/x300'

BUILDER: Checking tools...

  • GNU bash, version 4.3.11(1)-release (x86_64-pc-linux-gnu)
  • Python 2.7.6
  • ERROR: Vivado not found in environment. Please run setupenv.sh
    make[1]: *** [.check_tool] Error 1
    make[1]: Leaving directory `/home/debadrita/ettus_uhd/uhd

/fpga-src/usrp3/top/x300'

make: *** [X300_HG] Error 2

Please help me with this.

BR
Debadrita.


USRP-users mailing list
USRP-users@lists.ettus.com
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com

Hi, Until you save the project file to disk, Vivado is running with the project file "in memory". This mode prevents you from doing a lot of normal tasks you would normally expect to be able to do in the GUI. You need to save the project file via File->Save Project As. Jonathon On Wed, Feb 15, 2017 at 1:53 AM, DEBADRITA DAS <debadritadas0@gmail.com> wrote: > Hi, > After the installation and build using make GUI=1 all, the vivado 2015.4 > opens but i can't find any vivado project there. i can see the files but > when i try to close it asks me to save it as a project..isn't it a project? > > Please help me with this. > > BR > Debadrita. > > On Mon, Feb 13, 2017 at 9:00 PM, Jonathon Pendlum < > jonathon.pendlum@ettus.com> wrote: > >> Hello, >> >> Try running "make cleanall" then try again. >> >> On Mon, Feb 13, 2017 at 3:38 AM, DEBADRITA DAS via USRP-users < >> usrp-users@lists.ettus.com> wrote: >> >>> HI, >>> I've installed Vivado Design Suite-HLX Editions 2015.4 on Ubuntu 14.04 >>> and succesfully setup the Ettus Xilinx build environment using >>> source setupenv.sh >>> But when i try to build binary bitstream using >>> make GUI=1 all >>> it ended up with the following errors >>> >>> INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for >>> IP 'ddr3_32bit'... >>> ERROR: [xilinx.com:ip:mig_7series:2.4-0] ddr3_32bit: Code generation >>> aborted: Can not read PRJ file: /home/debadrita/uhd/fpga-src/u >>> srp3/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit/mig_a.prj >>> CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file >>> '/opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4/x >>> it/instantiation_template.xit': >>> ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s). >>> ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP >>> 'ddr3_32bit'. Failed to generate 'Verilog Instantiation Template' outputs: >>> ERROR: [IP_Flow 19-98] Generation of the IP CORE failed. >>> Failed to generate IP 'ddr3_32bit'. Failed to generate 'Verilog >>> Instantiation Template' outputs: >>> INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 14:41:40 2017... >>> BUILDER: Releasing IP location: /home/debadrita/uhd/fpga-src/u >>> srp3/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit >>> make[1]: *** [/home/debadrita/uhd/fpga-src/ >>> usrp3/top/x300/build-ip/xc7k325tffg900-2/ddr3_32bit/ddr3_32bit.xci] >>> Error 1 >>> make[1]: Leaving directory `/home/debadrita/uhd/fpga-src/usrp3/top/x300' >>> make: *** [X300_HG] Error 2 >>> root@debadrita:/home/debadrita/uhd/fpga-src/usrp3/top/x300# >>> root@debadrita:/home/debadrita/uhd/fpga-src/usrp3/top/x300# "make GUI=1 >>> X310_RFNOC_HLS_HGS >>> >>> please help me with this. >>> >>> BR >>> Debadrita. >>> >>> On Wed, Feb 8, 2017 at 11:48 AM, DEBADRITA DAS <debadritadas0@gmail.com> >>> wrote: >>> >>>> Hi, >>>> >>>> I am not able to find any Vivado HLS Project under the path >>>> ettus_uhd/uhd/fpga-src/usrp3/top/x300/ and sending you the screenshot >>>> of the same >>>> >>>> Please help me with this. >>>> >>>> BR >>>> Debadrita. >>>> >>>> On Wed, Feb 8, 2017 at 1:34 AM, Nate Temple <nate.temple@ettus.com> >>>> wrote: >>>> >>>>> Hi Debadrita, >>>>> >>>>> You have Vivado Lab and Vivado HLS ( High Level Synthesis ) installed. >>>>> You need to have either Vivado Design Edition or System Edition in order to >>>>> build the FPGA images for the X300. >>>>> >>>>> Regards, >>>>> Nate Temple >>>>> >>>>> >>>>> > On Feb 6, 2017, at 11:03 PM, DEBADRITA DAS <debadritadas0@gmail.com> >>>>> wrote: >>>>> > >>>>> > Hi, >>>>> > >>>>> > I have tried that but it didn't help. >>>>> > >>>>> > debadrita@vipl:~$ cd ettus_uhd/uhd/fpga-src/usrp3/top/x300 >>>>> > debadrita@vipl:~/ettus_uhd/uhd/fpga-src/usrp3/top/x300$ source >>>>> setupenv.sh >>>>> > Setting up a 64-bit FPGA build environment for the USRP-X3x0... >>>>> > - Vivado: Found (/opt/Xilinx/Vivado_Lab/2015.4/bin) >>>>> > - Vivado HLS: Found (/opt/Xilinx/Vivado_HLS/2015.4/bin) >>>>> > >>>>> > Environment successfully initialized. >>>>> > debadrita@vipl:~/ettus_uhd/uhd/fpga-src/usrp3/top/x300$ make GUI=1 >>>>> > make -f Makefile.x300.inc bin NAME=X300_HG ARCH=kintex7 >>>>> PART_ID=xc7k325t/ffg900/-2 BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1 >>>>> X300=1 EXTRA_DEFS="BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1 X300=1" >>>>> > make[1]: Entering directory `/home/debadrita/ettus_uhd/uhd >>>>> /fpga-src/usrp3/top/x300' >>>>> > BUILDER: Checking tools... >>>>> > * GNU bash, version 4.3.11(1)-release (x86_64-pc-linux-gnu) >>>>> > * Python 2.7.6 >>>>> > * ERROR: Vivado not found in environment. Please run setupenv.sh >>>>> > make[1]: *** [.check_tool] Error 1 >>>>> > make[1]: Leaving directory `/home/debadrita/ettus_uhd/uhd >>>>> /fpga-src/usrp3/top/x300' >>>>> > make: *** [X300_HG] Error 2 >>>>> > >>>>> > >>>>> > BR >>>>> > Debadrita >>>>> > >>>>> > On Tue, Feb 7, 2017 at 12:14 PM, Nate Temple <nate.temple@ettus.com> >>>>> wrote: >>>>> > Hi Debadrita, >>>>> > >>>>> > Note the error towards the end of the output: "* ERROR: Vivado not >>>>> found in environment. Please run setupenv.sh" >>>>> > >>>>> > You need to source the setupenv.sh script which is located in the >>>>> fpga-src/usrp3/top/x300 directory before running the make command. >>>>> > >>>>> > Additional details are at this page: http://files.ettus.com/manual/ >>>>> md_usrp3_build_instructions.html >>>>> > >>>>> > Under the section: Build Instructions (Xilinx Vivado only) -> >>>>> Makefile based Builder >>>>> > >>>>> > >>>>> > Regards, >>>>> > Nate Temple >>>>> > >>>>> > >>>>> > >>>>> > > On Feb 6, 2017, at 10:26 PM, DEBADRITA DAS via USRP-users < >>>>> usrp-users@lists.ettus.com> wrote: >>>>> > > >>>>> > > Hi, >>>>> > > >>>>> > > i'm using ettus USRP X300 in UBUNTU 14.04 64 bit and while >>>>> building Xilinx Vivado Design Suite HLX Editions 15.4, i am facing the >>>>> following error >>>>> > > >>>>> > > debadrita@vipl:~/ettus_uhd/uhd/fpga-src/usrp3/top/x300$ make GUI=1 >>>>> > > make -f Makefile.x300.inc bin NAME=X300_HG ARCH=kintex7 >>>>> PART_ID=xc7k325t/ffg900/-2 BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1 >>>>> X300=1 EXTRA_DEFS="BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1 X300=1" >>>>> > > make[1]: Entering directory `/home/debadrita/ettus_uhd/uhd >>>>> /fpga-src/usrp3/top/x300' >>>>> > > BUILDER: Checking tools... >>>>> > > * GNU bash, version 4.3.11(1)-release (x86_64-pc-linux-gnu) >>>>> > > * Python 2.7.6 >>>>> > > * ERROR: Vivado not found in environment. Please run setupenv.sh >>>>> > > make[1]: *** [.check_tool] Error 1 >>>>> > > make[1]: Leaving directory `/home/debadrita/ettus_uhd/uhd >>>>> /fpga-src/usrp3/top/x300' >>>>> > > make: *** [X300_HG] Error 2 >>>>> > > debadrita@vipl:~/ettus_uhd/uhd/fpga-src/usrp3/top/x300$ sudo make >>>>> GUI=1 >>>>> > > make -f Makefile.x300.inc bin NAME=X300_HG ARCH= PART_ID= >>>>> BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1 X300=1 >>>>> EXTRA_DEFS="BUILD_1G=1 BUILD_10G=1 SFP0_1GBE=1 SFP1_10GBE=1 X300=1" >>>>> > > make[1]: Entering directory `/home/debadrita/ettus_uhd/uhd >>>>> /fpga-src/usrp3/top/x300' >>>>> > > BUILDER: Checking tools... >>>>> > > * GNU bash, version 4.3.11(1)-release (x86_64-pc-linux-gnu) >>>>> > > * Python 2.7.6 >>>>> > > * ERROR: Vivado not found in environment. Please run setupenv.sh >>>>> > > make[1]: *** [.check_tool] Error 1 >>>>> > > make[1]: Leaving directory `/home/debadrita/ettus_uhd/uhd >>>>> /fpga-src/usrp3/top/x300' >>>>> > > make: *** [X300_HG] Error 2 >>>>> > > >>>>> > > Please help me with this. >>>>> > > >>>>> > > BR >>>>> > > Debadrita. >>>>> > > _______________________________________________ >>>>> > > USRP-users mailing list >>>>> > > USRP-users@lists.ettus.com >>>>> > > http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com >>>>> > >>>>> > >>>>> >>>>> >>>> >>> >>> _______________________________________________ >>> USRP-users mailing list >>> USRP-users@lists.ettus.com >>> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com >>> >>> >> >