<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<body text="#000000" bgcolor="#FFFFFF">
Thank you for your answer.
I have check the schematics of the X310. The reference clocks to the
daughter boards and the 200 MHz sampling clocks are both generated
by the "clock jitter clean" chip (LMK0481). I did not have time yet to
check the configuration of this chip, but probably you are right and
the reference clock to the daughter boards is not 10 MHz (as I assumed).
It could be 200 MHz or directly 50 MHz.
> please double check on that, as I am not 100% sure.
> As far as I was able to figure out, the LO is generated from the
> Daughterboard internal 200 MHz reference (which is dirived from the 10
> MHz), but is divided by 4 for some reason, so you get multiples of 50
> MHz. This will also induce a random 90° phase shift between the signals,
> which is a big problem for MIMO stuff.
> At least the TwinRX boards we used were able to share the LO between
> multiple channels, which fixed the problem for us.
> Best regards,
> Am 04.03.2019 um 17:23 schrieb Andreas Leuenberger via USRP-users:
> ><i> Hello all,
</i>> ><i> I am using a USRP X310 with two daughter boards UBX-160 v2. To get a
</i>> ><i> stable phase difference of the two daughter boards, I use the RX LOs in
</i>> ><i> integer N mode ("mode_n=integer"). - I have noticed that the frequency
</i>> ><i> step of the LO is 50 MHz. As the frequency of the reference signal is 10
</i>> ><i> MHz, I would expect a step of 10 MHz.
</i>> ><i> Is there a way to reduce this frequency step?
</i>> ><i> Thanks for your help,
</i>> ><i> andreas
</i>> ><i> _______________________________________________
</i>> ><i> USRP-users mailing list
</i>> ><i> <a href="http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com">USRP-users at lists.ettus.com</a>
</i>>><i> <a href="http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com">http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com</a>