[USRP-users] Fwd: E310 Query

BHUSHAN PAWAR bhushan.rv.pawar at gmail.com
Thu Mar 17 14:08:38 EDT 2016

Dear all,

Recently I updated  my E310 SD card with Release 4 dev image. I am planning
some FPGA modifications for E310 and editing the source code accordingly
(downloaded from https://github.com/EttusResearch/fpga.git). I have
generated the bitstream file from source but while uploading the bit file
to FPGA, I am getting following error. Kindly help.

root at ettus-e3xx-sg1:~# uhd_usrp_probe --args='fpga=/tmp/e300.bit'
linux; GNU C++ version 4.9.2; Boost_105700; UHD_003.009.002-0-unknown

-- Loading FPGA image: /tmp/e300.bit... done
-- Detecting internal GPSDO .... found
-- Initializing core control...
-- Performing register loopback test... pass
Error: RuntimeError: Expected FPGA compatibility number 14.x, but got 15.0:
The FPGA build is not compatible with the host code build.
Please run:

root at ettus-e3xx-sg1:~# /usr/lib/uhd/utils/uhd_images_downloader.py
Images destination:      /usr/share/uhd/images
Downloading images from:
Downloading images to:   /tmp/tmpO70Wyf/uhd-images_003.009.002-release.zip
Downloader raised an unhandled exception: ('Connection aborted.',
gaierror(-2, 'Name or service not known'))
You can run this again with the '--verbose' flag to see more information
If the problem persists, please email the output to: support at ettus.com

*Thanks & Regards,*

*Bhushan R.V. Pawar.*
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20160317/59beed22/attachment-0002.html>

More information about the USRP-users mailing list