[USRP-users] Schematics DDC/DUC chains in x310

Martin Braun martin.braun at ettus.com
Wed Jul 8 12:30:57 EDT 2015


all our source files are up for perusal, e.g.

I suggest cloning the repository and reading the files locally.


On 08.07.2015 06:51, Carlos López-Martínez via USRP-users wrote:
> Dear all,
> In the frame of our research activities, we plan to use the x310 system.
> Before to actually use them, we plan to do some simulations in order to
> determine the performances we may expect. When confronted to the
> simulation of the whole device, we have found accurate information to
> simulate the daughter-board we are interested into. Nevertheless, when
> addressing the simulation of the digital part, i.e., the mother-board,
> the information is a bit limited. We have found some information about
> the schematics of the DDC/DUC chains implemented into the FPGA, but this
> information is not detailed enough for our purposes. I would like to
> know where we could find the most detailed information and/or schematics
> regarding the DDC/DUC chains implemented into the FPGA.
> Best regards,
> Carlos
> _______________________________________________
> USRP-users mailing list
> USRP-users at lists.ettus.com
> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com

More information about the USRP-users mailing list