[USRP-users] N210 User Settings Registers

Ian Buckley ianb at ionconcepts.com
Mon Apr 13 16:27:55 EDT 2015

The User Settings Bus, as it exists in N210 actually dedicates an entire (empty) settings bus with 8bit address space (32bit aligned) for custom registers. This way it was thought less likely that issues such as you have indicated with address space collisions would occur. Its mapped from address 0x0 in its own private address space.

On Apr 13, 2015, at 12:30 PM, Patrick DaSilva via USRP-users <usrp-users at lists.ettus.com> wrote:

> Hi,
> I've been looking to pass values via Custom User Settings Registers from the host application to the N210. Both the tutorial (http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/2013-April/006558.html) and the examples included with the FPGA code (uhd-maint for N210) say to use a BASE address of 0. Won't this overwrite register 0 of SR_MISC defined in the u2plus_core.v file?
> Also, can I add as many user settings registers as I want via the example methods (custom rtl code)?
> Patrick DaSilva
> _______________________________________________
> USRP-users mailing list
> USRP-users at lists.ettus.com
> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com

More information about the USRP-users mailing list