[USRP-users] B210 FPGA/FW Issue

Ian Buckley ianb at ionconcepts.com
Tue Oct 14 17:32:20 EDT 2014


Nope. There is non no-volatile memory on the board to store the FPGA configuration.
This in fact makes the design much easier since handling the update and fail-safe of stored images is a non-trivial problem.
-Ian

On Oct 14, 2014, at 2:19 PM, hossein talaiee via USRP-users <usrp-users at lists.ettus.com> wrote:

> Why ?
> Can't be permanently programmed on board?
> 
> On Wed, Oct 15, 2014 at 12:21 AM, Marcus Müller <usrp-users at lists.ettus.com> wrote:
> Hi Hossein,
> 
> these images have to be loaded everytime you reset your device, ie. whenever you plug it into power; it's not a one-time procedure.
> 
> Greetings,
> Marcus
> 
> On 14.10.2014 22:39, hossein talaiee via USRP-users wrote:
>> Hi
>> 
>> I have e B210 board with spec:
>> 
>> revision: 4
>> product: 2
>> FW Version: 4.0
>> FPGA Version: 3.0
>> 
>> 
>> Each time I want to run examples of UHD like benchmark it start to load
>> FPGA image and sometimes fw too!
>> 
>> Why this happen? Isn't it a one time procedure ?
>> 
>> 
>> 
>> _______________________________________________
>> USRP-users mailing list
>> USRP-users at lists.ettus.com
>> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
> 
> 
> _______________________________________________
> USRP-users mailing list
> USRP-users at lists.ettus.com
> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
> 
> 
> _______________________________________________
> USRP-users mailing list
> USRP-users at lists.ettus.com
> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20141014/ec817326/attachment-0002.html>


More information about the USRP-users mailing list