[USRP-users] Addressing custom logic in fpga

Marcus D. Leech mleech at ripnet.com
Tue Feb 12 21:16:34 EST 2013

> Hello,
> I'm working on a project that involves modifying the fpga contents and
> adding an additional DDC that works in parallel to the first DSP
> block.  The idea would be to sample the same data at two different
> center frequencies.  I'd like to be able to program these frequencies
> separately through the API but am worried there may not be enough room
> in the address map.  Is there  a simple way to do this without making
> many changes to the API?  Would it be possible to configure them under
> the same address?
> Thanks,
> Diego
> _______________________________________________
> USRP-users mailing list
> USRP-users at lists.ettus.com
> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
Which base platform?

There's already dual-DDC support in some of the platforms, the N2XX in

Principal Investigator
Shirleys Bay Radio Astronomy Consortium

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20130212/845cb651/attachment-0002.html>

More information about the USRP-users mailing list