[USRP-users] FPGA code about IQ balance

Matt Ettus matt at ettus.com
Tue Jun 5 17:49:40 EDT 2012

The USRP1 really doesn't have enough FPGA resources to do the corrections
which we do in the newer devices.  With some programming, you can do some
gain correction (but not phase correction) in the AD9862 codec chip, or
under some circumstances, you can do the correction on the host.


On Tue, Jun 5, 2012 at 7:37 AM, 吴达旻 <sonywdm at 126.com> wrote:

> Dear everyone:
>     In fpga/usrp2/sdr_lib/, there is tx_frontend.v, rx_frontend.v,
> rx_dcoffset.v, which are to deal with the problems of dc offset and IQ
> balance. While in fpga/usrp1/sdr_lib/, there are not
> tx_frontend.v or rx_frontend.v, and rx_dcoffset.v is different with that in
> usrp2 codes.
>    Does that mean usrp1 does not deal with the problem of dc offset and IQ
> balance or deal with them in a simpler way? What cause this difference
> between usrp1 and usrp2? I wonder if in usrp1 dc offset  and IQ balance are
> dealt with in the codes of c++ and python.
>    Any of your replies will be very appreciated.
> _______________________________________________
> USRP-users mailing list
> USRP-users at lists.ettus.com
> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20120605/42531fc0/attachment-0002.html>

More information about the USRP-users mailing list