[USRP-users] FPGA code about IQ balance

吴达旻 sonywdm at 126.com
Tue Jun 5 10:37:00 EDT 2012


Dear everyone:
    In fpga/usrp2/sdr_lib/, there is tx_frontend.v, rx_frontend.v, rx_dcoffset.v, which are to deal with the problems of dc offset and IQ balance. While in fpga/usrp1/sdr_lib/, there are not tx_frontend.v or rx_frontend.v, and rx_dcoffset.v is different with that in usrp2 codes.
   Does that mean usrp1 does not deal with the problem of dc offset and IQ balance or deal with them in a simpler way? What cause this difference between usrp1 and usrp2? I wonder if in usrp1 dc offset  and IQ balance are dealt with in the codes of c++ and python.
   Any of your replies will be very appreciated.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.ettus.com/pipermail/usrp-users_lists.ettus.com/attachments/20120605/e06cfd99/attachment-0002.html>


More information about the USRP-users mailing list